

Cover Sheet	1
Block Diagram/Clock Map/Power Map	2-4
Intel LGA775 CPU	5-7
Intel Bearlake- MCH -P31/G31	8-11
Intel ICH7 - PCI & DMI & CPU & IRQ	12
Intel ICH7 - LPC & ATA & USB & GPIO	13
Intel ICH7 - POWER	14
Clock - ICS9LPRS906CGLF	15
LPC I/O - F81182	16
HD- ALC888	17
LAN REALTEK RTL8111C	18
DDR II System Memory 1 & 2	19
DDR II System Memory 3 & 4	20
DDR II VTT Decoupling	21
PCI EXPRESS X16 Slot	22
PCI Slot 1 & 2 & 3 & PCI Express X1Slot	23-24
ATA33/66/100 IDE & SATA Connectors	25
USB Connectors	26
ATX Connetcor & Front Panel & FAN	27
VGA Connectors	28
ACPI CONTROLLER UPI	29
VRM 11.0 - INTELSIL - ISL6322CR	30
SYSTEM POWER	31
AutoBOM parts	32

MS-7392

Version: 1.2

CPU:

Intel Core2 Duo, Wolfdale, Kentsfield and Yorkfield processors in LGA775 Package.

System Chipset:

**Intel - MCH (North Bridge) P31/G31
Intel ICH7 (South Bridge)**

On Board Chipset:

**BIOS -- SPI EEPROM
HD Codec -- ALC888
LPC Super I/O -- F81182
LAN-- REALTEK RTL8111C
CLOCK -- ICS9LPRS906CGLF**

Main Memory:

DDR II * 4 (Max 4GB)


Expansion Slots:

**PCI2.3 SLOT * 3
PCI EXPRESS X1 SLOT
PCI EXPRESS X16 SLOT**


INTELSIL PWM:

Controller: INTELSIL - ISL6322CR


Block Diagram




CLOCK MAP



POWER MAP




CPU SIGNAL BLOCK








PLACE BPM/TCK/TDI/TMS TERMINATION NEAR CPU
PLACE TDO TERMINATION NEAR CONNECTOR

MICRO-STAR INT'L CO., LTD.		
Title Intel LGA775 CPU - Signals		
Size	Document Number	Rev
	MS-7392	1.2
Date:	Tuesday, May 06, 2008	Sheet 5 of 35



GTLPREF VOLTAGE SHOULD BE 0.635*VTT
57.6ohm and 100ohm divider




MSI MICRO-STAR INT'L CO., LTD.

Title Intel LGA775 CPU - Power

Size Document Number MS-7392 Rev 1.2

Date: Tuesday, May 06, 2008 Sheet 6 of 35

	2005 Performance PMB platform 1	2005 Mainstream/Value PMB platform 2	2006 65W PMB platform 3
MSID1	0	0	0
MSID0	0	NC	NC






MSI MICRO-STAR INT'L CO., LTD.



Title: Intel LGA775 CPU - GND

Size: Document Number MS-7392 Rev 1.2

Date: Tuesday, May 06, 2008 Sheet 7 of 35



GTLREF VOLTAGE SHOULD BE 0.67*VTT=0.804V



MSI MICRO-STAR INT'L CO., LTD.

Title: Intel Bearlake G31 - CPU Signals

Size: Document Number MS-7392 Rev 1.2

Date: Monday, May 12, 2008 Sheet 8 of 35

V_1P25_CORE

- Close to MCH A.S.A.P
- R209 5.1KR0402 DMI_MCH_IT_MR_0_DP
 - R217 5.1KR0402 DMI_MCH_IT_MR_1_DP
 - R218 5.1KR0402 DMI_MCH_IT_MR_2_DP
 - R210 5.1KR0402 DMI_MCH_IT_MR_3_DP

V_1P25_CORE

U10C

- F15 EXP_RXP0
- G19 EXP_RXN0
- K15 EXP_RXP1
- J15 EXP_RXN1
- F12 EXP_RXP2
- E12 EXP_RXN2
- J12 EXP_RXP3
- H12 EXP_RXN3
- H11 EXP_RXP4
- H11 EXP_RXN4
- F7 EXP_RXP5
- E7 EXP_RXN5
- E6 EXP_RXP6
- C2 EXP_RXN6
- D2 EXP_RXP7
- G6 EXP_RXN7
- L6 EXP_RXP8
- L6 EXP_RXN8
- L8 EXP_RXP9
- M8 EXP_RXP10
- M8 EXP_RXN10
- L4 EXP_RXP11
- M4 EXP_RXN11
- M5 EXP_RXP12
- M6 EXP_RXN12
- R3 EXP_RXP13
- R10 EXP_RXN13
- T4 EXP_RXP14
- R4 EXP_RXN14
- R6 EXP_RXP15
- R7 EXP_RXN15

- W2 DMI_MCH_IT_MR_0_DP
- V2 DMI_MCH_IT_MR_0_DN
- Y2 DMI_MCH_IT_MR_1_DP
- Y9 DMI_MCH_IT_MR_1_DN
- AA7 DMI_MCH_IT_MR_2_DP
- AA8 DMI_MCH_IT_MR_2_DN
- AA4 DMI_MCH_IT_MR_3_DP
- AA4 DMI_MCH_IT_MR_3_DN

- B12 CGCLKP
- B13 CGCLKN
- G17 SDVO_CTRL_DATA
- E17 SDVO_CTRL_CLK
- G20 BSEL0
- J20 BSEL1
- J18 BSEL2

- G18 RESERVED53
- E18 EXP_SLR
- J17 EXP_EN

- Y32 VCC2
- C23 VCCA_HPLL
- A24 VCCA_MPLL
- A22 VCCA_DPLLA
- C22 VCCA_DPLLB
- B15 VCCA_GPLL






- C17 VCCA_DAC
- B16 VCCA_EXP
- A16 VCCD_CRT
- C21 VCCDQ_CRT
- B21 VCCDQ_CRT
- D16 VSS

- B17 VCC3_3

- V_1P25_EXP
- CP10
- CP11

- L8 2 X 0.1U50m
- CP4
- C169 X_Co.22U16X
- C170 C10U10Y0805
- C164 CO.1U16Y0402

- L11 2 X 0.1U50m
- CP7
- C184 C10U10Y0805
- C176 CO.1U16Y0402



VCCA_HPLL	----	1.121V
VCCA_MPLL	----	>130mA ; Min Vout -- 1.128V
VCCA_DPLLA	----	>80mA ; Min Vout -- 1.132V
VCCA_DPLLB	----	>80mA ; Min Vout -- 1.131V
VCCA_DAC	----	70mA ; Min Vout -- 3.14V
VCCD_CRT	----	20mA ; Min Vout -- 1.425V
VCCDQ_CRT	----	0.5mA ; Min Vout -- 1.425V
VCCA_EXPPLL	----	50mA ; Min Vout -- 1.129V
VCC_SMCLK	----	250mA

CL_VREF_MCH = 0.352V (FOR NOW)






BSEL		TABLE	
2	1	0	PSB FREQUENCY
0	1	0	200 MHZ (800)
0	0	1	133 MHZ (533)


MICRO-STAR INT'L CO., LTD.

Title: Intel Bearlake G31 - CPU Signals

Size: Document Number MS-7392 Rev 1.2

Date: Monday, May 12, 2008 Sheet 10 of 35





ICH 7 PART 2/3

Following are the GPIOs that need to be terminated properly if not used:
 GPIO[39:36,23:21,19,7:0]: default as inputs and should be pulled up to Vcc3_3 if unused.
 GPIO[31:29,15:8]: default as inputs and should be pulled up to VccSus3_3 if unused.

RTC BLOCK


CLR CMOS	
1-2	Normal *
2-3	Clear CMOS

MSI MICRO-STAR INT'L CO., LTD.

Title: Intel ICH7 - LPC & ATA & USB & GPIO

Size: Document Number: MS-7392 Rev: 1.2

Date: Tuesday, May 06, 2008 Sheet: 13 of 35



ICH 7
PART 3/3


1.5V DMI POWER

1.5V CORE WELL POWER


S0 POWER

S5 POWER


5VREF Sequencing Circuit



Clock Generator - ICS9LPRS906CGLF




CLOCK GEN STRAPING



CPU Frequency Selection

FS_C	FS_B	FS_A	CPU
0	0	0	266M
0	0	1	133M
0	1	0	200M
0	1	1	166M
1	0	0	333M
1	0	1	100M
1	1	0	400M


V_FSB_VTT



JFSB1
 Plug 1--2
 200MHZ-->200MHZ
 Plug 2--3
 200MHZ-->266MHZ

JFSB2
 Plug 1--2
 266MHZ-->266MHZ
 Plug 2--3
 266MHZ-->333MHZ

JFSB1
 Open
 JFSB2
 Plug 1--2 or 2--3 or Open
 333MHZ-->400MHZ




5 CPU_BSEL1
 CPU_BSEL1 R216 X 0R0402 J CPU_BSEL1


5 CPU_BSEL2
 CPU_BSEL2 R215 X 0R0402 J CPU_BSEL2

FSB	FS_C	FS_B	FS_A	CPU
800M	0	1	0	200M
1066M	0	0	0	266M
1333M	1	0	0	333M
1333M	1	0	0	400M


For 400MHz CPU Support



Optics Orientation Holes



Mounting Holes




MSI MICRO-STAR INT'L CO., LTD.

Title: Clock - ICS9LPRS514EGLF


Size: Document Number: MS-7392 Rev: 1.2

Date: Tuesday, May 06, 2008 Sheet: 15 of 35


ALC888 CODEC




CD/IN HEADERS



ALC888 JACK




Azalia Front Audio Connector





Place those component close to audio connector.


ALC888 JACK DETECT



SPDIF_OUT



AUDIO CODE REGULATORS









MSI MICRO-STAR INT'L CO., LTD.

Title: **LPC SUPER I/O & CONNECTORS**

Size: Document Number **MS-7392** Rev **1.2**

Date: Tuesday, May 06, 2008 Sheet 17 of 35



Giga-Lan		10/100-Lan	
N58-22F0181-S42		N58-22F0201-S42	
Link	Yellow	Link	Yellow
Active	Blinking	Active	Blinking
1000	Orange	100	Green
100	Green	10	None
10	None		
19		19	
20	Yellow	20	Yellow
21	Orange	21	
22	Green	22	Green


MSI MICRO-STAR INT'L CO., LTD.

Title: LAN RTL8111C

Size: Document Number: MS-7392 Rev: 1.2

Date: Tuesday, May 06, 2008 Sheet: 18 of 35

DDR2 CHANNEL A



MSI MICRO-STAR INT'L CO., LTD.

Title: **DDR II DIMM 1&2**

Size: Document Number **MS-7392** Rev 1.2

Date: Tuesday, May 06, 2008 Sheet 19 of 35

13,15,22,24,29,30 SMBCLK
13,15,22,24,29,30 SMBDATA

R79 33R0402
R76 33R0402

SMBCLK_DDR 20
SMBDATA_DDR 20

DDR2 CHANNEL B



DDR11-240_GREEN-RH ADDRESS: 010 0xA4





DDR11-240_ORANGE-RH ADDRESS: 011 0xA6

MSI MICRO-STAR INT'L CO., LTD.


Title: **DDR II DIMM 3&4**

Size: Document Number **MS-7392** Rev: 1.2


Date: Tuesday, May 06, 2008 Sheet 20 of 35




CHANNEL A V_SM_VTT DECOUPLING CAPS




CHANNEL B V_SM_VTT DECOUPLING CAPS




FOR EMI RESERVED



FOR EMI RESERVED





MICRO-STAR INT'L CO., LTD.

Title: **PCI EXPRESS 16 PORT**


Size	Document Number	MSI	HS-7392	Rev
				1.2

Date: Tuesday, May 06, 2008 Sheet 22 of 35


PCI SLOT 1 (PCI VER: 2.2 COMPLY)

PCI SLOT 2 (PCI VER: 2.2 COMPLY)


PCI SLOT 3 (PCI VER: 2.2 COMPLY)



IDSEL = AD16
MASTER = PREQ#0
PIRQ#A




IDSEL = AD17
MASTER = PREQ#1
PIRQ#B




IDSEL = AD18
MASTER = PREQ#2
PIRQ#C

PCI PULL-UP / DOWN RESISTORS




PCI SLOT DECOUPLING CAPACITORS




MSI MICRO-STAR INT'L CO., LTD.			
Title: PCI 1-4 Slots			
Size	Document Number	MS-7392	
Date:	Tuesday, May 06, 2008	Sheet	23 of 35


PCI EXPRESS 1-PORT




ATA 33/66/100 IDE Connectors




SERIAL ATA CONNECTOR BLOCK




POWER CIRCUIT FOR USB PORT 0,1




POWER CIRCUIT FOR USB PORT 2,3




POWER CIRCUIT FOR USB PORT 4,5




POWER CIRCUIT FOR USB PORT 6,7




REAR PANEL USB CONNECTOR FOR USB PORT 0,1





FRONT PANEL USB CONNECTOR FOR USB PORT 6,7



REAR PANEL USB CONNECTOR FOR USB PORT 2,3



FRONT PANEL USB CONNECTOR FOR USB PORT 4,5



MICRO-STAR INT'L CO., LTD.		
Title USB Connectors		
Size	Document Number MS-7392	Rev 1.2
Date: Tuesday, May 06, 2008	Sheet	26 of 35







Video Connector

PLACE CLOSE TO VGA CONNECTOR


Thw R , G , B route lengths should be length match to 700mils.

PLACE CLOSE TO MCH,
WITHIN 0.3 INCH.

as close as possible to VGA connector
within 500Mil




MICRO-STAR INT'L CO., LTD.		
Title: VGA		
Size:	Document Number: MS-7392	Rev: 1.2
Date: Tuesday, May 06, 2008	Sheet: 28	of 35



VRMPWRGD LEVEL SHIFT


For Intel DG
VRM must need level shift



DDR II 1.8V POWER


$I_{ripple} = 21 * 0.6 * 0.8 / 1 = 10.08A$
 $2.22 * 3 * 1.7 = 11.322A > 10.08A$

To CPU Copper trace width > 250mils, Fill island behind DIMM > 400mils.



NB 1.25V POWER

V_1P25_CORE 18.1A+2.47A+2.94A




Auto-BOM Manual Parts


PCB1
PCB
PCB-7392



P31 HEATSINK



ICH7 HEATSINK



Auto-BOM Option Parts

ICH7
OPT
X_ICH7

G31
OPT
X_G31

P31-R1
OPT
X_OR0402

OnVGA1.3
OPT
X_1.3KR1%/2

G31-C1
OPT
X_C0.1U16V0402

1.0 Change 1.1 list:

1. Co-lay G31 add COM2,change LTP to Connect
2. change USB power to UPI 7533
3. change LAN only to 8111C
4. change CLKGEN to 906
5. Add OC Jumper
6. change clk netname,swapVGA_ 12/VGA_ 15 and HSYNC/VSYNC
7. remove CP5,CP6,CP21
8. Change TestPIN footprint to TPC20B
9. Remove SMBus for PCI.
10. Rename,and add OC Jump

1.1 Change 1.2 list:

1. change CHOKE 2/5/6 to 方形CHOKE

Title		
<Title>		
Size	Document Number	Rev
A	MS-7392	1.2
Date:	Tuesday, May 06, 2008	Sheet 33 of 35

www.s-manuals.com