

COVER SHEET	Page 1
Block Diagram	Page 2
POWER DELIVERY CHART	Page 3
CLOCK DISTRIBUTION	Page 4
I2C ILLUSTRATE	Page 5
AMD S1 HT & CTRL I/F	Page 6
AMD S1 DDR II Memory I/F	Page 7
AMD S1 Power & GND	Page 8
DDR II A/B SO-DIMM CONN.	Page 9
DDR II A/B Terminations	Page 10
RS690M HT LINK I/F	Page 11
RS690T PCI-E LINK&HDMI I/F	Page 12
RS690T SYSTEM I/F&CLK	Page 13
RS690T POWER & GND	Page 14
CLOCK GENERATOR	Page 15
LVDS & CRT & TV Connector	Page 16
SB600 PCIE/PCI/CPU/LPC	Page 17
SB600 AGPI/GPIO/USB/AUDIO	Page 18
SB600 SATA/IDE/HWM/SPI	Page 19
SB600 POWER & GND	Page 20
SB600 STRAPS	Page 21
Card Reader (RTS5158)	Page 22
New Card & CPU Fan CTRL	Page 23
LAN (RTL8101E)	Page 24
Azalia CODEC (AL883)	Page 25
Amplifier & Audio Jack	Page 26
SATA & CDROM Connector	Page 27
USB Connector & WEBCAM	Page 28
Mini-PCI & WLAN/BT On/Off CTRL	Page 29
KBC & EC & uP (ENE3910-LPQFP176)	Page 30
MDC Connector & LED & SW	Page 31
Battery Select	Page 32
System Power 3/5 VSUS & VRUN	Page 33
PWRGD	Page 34
VCC_NB 1.2V 1.5V 1.8VRUN	Page 35
Battery Charger	Page 36
CPU VCORE	Page 37
Screw	Page 38
EMI Cap	Page 39
Manual Part	Page 40
Launch Board for MS16321	Page 41
Touch Pad Board	Page 42

# ATI RS690MC & SB600

## MS-163B1

Version 0A

**CPU:**

AMD S1 638

**System Chipset:**

ATI RS690MC - North Bridge

ATI SB600 - South Bridge

**On Board Chipset:**

BIOS -- ISA EEPROM SHARE WITH EC/uP CONTROLLER

AUDIO -- REALTAK ALC883 AZALIA Audio CODEC

AMPLIFIER -- ANPEC APA2030 or TI TPA0212

KBC/EC/uP -- ENE3910

LAN -- MII PHY REALTEK RTL8101E

CLOCK -- ICS951462

1394 & Card Reader Controller -- REALTEK

**Main Memory:**


DDR II \* 2 (Max 2GB)


**Expansion Slots & Connector :**

New Card X1


Mini-PCIE X1

# MS-163B1 Ver : 0.A








Title			POWER DELIVERY CHART		
Size	Document Number				Rev
Custom	MS-163B1				0A
Date:	Monday, April 23, 2007	Sheet	3	of	40





Title		
CLOCK DISTRIBUTION		
Size	Document Number	Rev
B	MS-163B1	0A
Date:	Monday, April 23, 2007	Sheet 4 of 40



Title		
I2C ILLUSTRATE		
Size	Document Number	Rev
A	MS-163B1	0A
Date:	Monday, April 23, 2007	Sheet 5 of 40


**LAYOUT: Place bypass cap on topside of board**  
 NEAR HT POWER PINS THAT ARE NOT CONNECTED DIRECTLY  
 TO DOWNSTREAM HT DEVICE, BUT CONNECTED INTERNALLY  
 TO OTHER HT POWER PINS.  
 PLACE CLOSE TO VLDT0 POWER PINS



Athlon 64 S1 Processor Socket



**PROCESSOR HYPERTRANSPORT INTERFACE**

VLDT Ax AND VLDT Bx ARE CONNECTED TO THE LDT RUN POWER  
 SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED  
 ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE



**ATHLON Control and Debug**

LAYOUT: ROUTE VDDA TRACE APPROX.  
 50 MILS WIDE (USE 2x25 MIL TRACES TO  
 EXIT BALL FIELD) AND 500 MILS LONG.



8P4R-330R0402



8P4R-330R0402



8P4R-330R0402



8P4R-330R0402



8P4R-330R0402

# Processor DDR2 Memory Interface


VDD VTT\_SUS\_CPU IS CONNECTED TO THE VDD\_VTT\_SUS POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE, IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE

VTT\_SENSE should be routed as a 10-mil trace with 10 mils spacing.

15MIL trace, 20MIL space, shorter than 1"

CLOSE TO CPU SOCKET


CLOSE TO CPU SOCKET



PLACE THEM CLOSE TO CPU WITHIN 1"

DDR II: CMD/CTRL/CLK

Athlon 64 S1  
Processor  
Socket



LAYOUT: PLACE CLOSE TO CPU

Differential CTT termination

Differential CTT termination







DDR: DATA


AMD S1  
Processor  
Socket

MICRO-STAR INT'L CO.,LTD

MS-163B1













**DECOUPLING BETWEEN PROCESSOR AND DIMMS**  
PLACE CLOSE TO PROCESSOR AS POSSIBLE



# PROCESSOR POWER AND GROUND









LAYOUT: PLACE CLOSE TO DIMMS


**MICRO-STAR INT'L CO.,LTD**

**MS-163B1**

Size: Custom Document Description: **DDR II A/B SO-DIMM CONN.** Rev: 0A

Date: Monday, April 23, 2007 Sheet 9 of 40






PART 1 OF 5


HYPER TRANSPORT CPU I/F

version A12

U2016B




**PCIE I/F GFX**



**PCIE I/F GPP**

**PCIE I/F SB**



RS690M

R50 5620hm  
R52 2K0hm


TO NEW CARD  
TO LAN

**MSI** MICRO-STAR INT'L CO.,LTD.

Title: **RS690T PCI-E LINK&HDMI I/F**


Size B Document Number: **MS-163B1** Rev 0A

Date: Monday, April 23, 2007 Sheet 12 of 40



	RS485/RS690		RS690 only (NC for RS485)	
	DFT_GPIO1	DFT_GPIO0	DFT_GPIO[4:2]	
<b>PULL HIGH (internally pulled high)</b>	Bypass the loading of EEPROM straps and use Hardware default values <b>DEFAULT</b>	Memory side port not available <b>DEFAULT</b>	These pin straps are used to configure PCI-E GPP mode: 111: register defined (register default to Config E) 110: 4-0-0-0 Config A 101: 4-4 Config B 100: 4-2-2 Config C 011: 4-2-1-1 Config D 010: 4-1-1-1 Config E others: register defined (register default to Config E)	Enable debug bus via the memory IO pads, if available in the package <b>DEFAULT</b> use default values <b>DEFAULT</b>
<b>PULL LOW</b>	I2C Master can load strap values from EEPROM if connected, or use default values if not connected	Memory side port available		use the memory data bus to output the debug bus

LOAD\_ROM# : LOAD ROM STRAP ENABLE  
High, LOAD ROM STRAP DISABLE  
Low, LOAD ROM STRAP ENABLE



**POWER**


version A12

PART 4 OF 5

RS690M

+1.2V RUN FOR NB 18.474A 1006


1203/2006 change to 0.1uF rongtao




**GROUND**



PAR 5 OF 5

U2016E  
RS690M


 <b>MICRO-STAR INT'L CO.,LTD.</b>	
Title	
<b>RS690T POWER &amp; GND</b>	
Size	Document Number
B	<b>MS-163B1</b>
Date:	Monday, April 23, 2007
Sheet	14 of 40
Rev	0A







1- PLACE ALL SERIAL TERMINATION RESISTORS CLOSE TO U11  
 2- PUT DECOUPLING CAPS CLOSE TO U11 POWER PIN



$I_{oh} = 5 \cdot I_{ref} (2.32mA)$   
 $V_{oh} = 0.71V @ 60\ ohm$

















PLACE THESE PCIE AC COUPLING CAPS CLOSE TO SB600

	SB600
C325 to C332	0.1uF
R165	562 Ohm 1%
R166	2.05K 1%
R167	0 Ohm
R179	10K

PLEASE CLOSE TO SB600,U44





**MSI MICRO-STAR INT'L CO.,LTD.**

Title			<b>SB600 ACPI/GPIO/USB/AUDIO</b>		
Size	Document Number		Rev	DA	
C	<b>MS-163B1</b>				
Date:	Monday, April 23, 2007	Sheet	18	of	40







version A21

U2027B

SB600 SB 23x23mm

Part 2 of 4



A11-SB600-218S6ECLA13FG-A13-RH

**MSI**  
MICRO-STAR INT'L CO.,LTD.

Title: **SB600 SATA/IDE/HWM/SPI**


Size B Document Number: **MS-163B1** Rev 0A

Date: Monday, April 23, 2007 Sheet 19 of 40



version A21

PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB600 AS POSSIBLE.




POWER




# REQUIRED STRAPS

NPTE: FOR SB460, EXTERNAL PU/PD ARE REQUIRED



SPDIF\_OUT Integrated 10K  
PM2\_Rg Eah. Default: PU/PD not enable  
BIOS must confirm with AMI/ATI.




SB600						
	AC_SDOUT	RTC_CLK	PCI_CLK4	PCI_CLK6	PCI_CLK0	PCI_CLK1
<b>PULL HIGH</b>	USE DEBUG STRAPS	INTERNAL RTC DEFAULT	USE INT. PLL48	CPU IF=K8 DEFAULT	ROM TYPE: H, H = PCI ROM H, L = SPI ROM L, H = LPC ROM L, L = FWH ROM	DEFAULT
<b>PULL LOW</b>	IGNORE DEBUG STRAPS DEFAULT	EXTERNAL RTC	USE EXT. 48MHZ DEFAULT	CPU IF=P4		DEFAULT

	ACPWRON	SPDIF_OUT	PCI_CLK2	PCI_CLK3	PCI_CLK5	LFRAME#
<b>PULL HIGH</b>	MANUAL PWR ON DEFAULT	SIO 24MHz	XTAL MODE NOT SUPPORTED	USB PHY POWERDOWN DISABLE DEFAULT	PCIE_CM_SET LOW DEFAULT	ENABLE THERMTRIP# DEFAULT
<b>PULL LOW</b>	AUTO PWR ON	SIO 48MHz DEFAULT	48MHZ OSC MODE DEFAULT	USB PHY POWERDOWN ENABLE	PCIE_CM_SET HIGH	DISABLE THERMTRIP#



# DEBUG STRAPS

SB600 HAS 15K INTERNAL PU FOR PCI\_AD[31:23]



OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.

	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24
<b>PULL HIGH</b>	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT
<b>PULL LOW</b>	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS






CLOSE TO RST5158


J2 : SD/MS DEVIC


Pin	Description	Pin	Description
1	Card Detect SW	2	MS VSS
3	SD Data1	4	MS BS
5	SD Data0	6	MS Data1
7	SD VSS	8	MS Data0
9	SD CLK	10	MS Data2
11	SD VDD	12	MS INS
13	SD VSS	14	MS Data3
15	SD CMD	16	MS CLK
17	SD Data3	18	MS VDD
19	SD Data2	20	MS VSS
		26	SD_WP












**CPU FAN CTRL**






Remove for 8111B and 8100E  
 STUFF FOR 8101E






Only for 8101E

Only for 8101E













Insure routing the power trace from +5VRUN source separately





For CD-ROM noise issue











# SATA HDD CONNECTOR



# CD ROM CONNECTOR









# Wireless LAN


# BLUETOOTH






<b>MICRO-STAR INT'L CO.,LTD</b>		
<b>MS-163B1</b>		
Size B	Document Description <b>Mini-PCI &amp; WLAN/BT On/Off CTRL</b>	Rev 0A
Date: Monday, April 23, 2007	Sheet 29	of 40






Battery charge current control





# MDC Connector Ver 1.5




ON : Normal ( Power ON )  
 OFF : S4/S5 state  
 Flash : S3 state




REMAIN FOR EMI  
 04/19








- JBAT1 Pin Definition**
- 1: VBATA+
  - 2: VBATA+
  - 3: CNT1
  - 4: CNT2
  - 5: SMBCLK
  - 6: SMBDATA
  - 7: THERMAL
  - 8: VBATA-
  - 9: VBATA-
  - 10: GND
  - 11: GND











 <b>MICRO-STAR INT'L CO.,LTD.</b>	
Title: <b>PWRGD</b>	
Size B	Document Number: <b>MS-163B1</b>
Date: Monday, April 23, 2007	Rev: 0A
Sheet: 34	of 40





Current Limit at 4A




for sequence requirement

Current Limit at 10A




add 1.2VSUS LDO




+1.5V/RUN

APL5912 supply 5A MAX  
Newcard spec. request 750mA peak



+VLDT




DDR\_VTT 0.9V

Adapter= 65W  
 Adapter input voltage set 17.4 Voltage  
 $2.048 / 7.15 * (53.6 + 7.15) = 17.4V$

Battery charge current control,  
 if this signal is used, PR100 will  
 be modified to 0.01 ohm  
 Aaron



CELL GND=2 CELLS  
 FLOAT=3 CELLS  
 REFIN=4 CELLS

3S2P: Charge current set 3 Amp  
 3S3P: Charge current set 4.5 Amp  
 Pre-charger: Charge current set  
 220mA






$$I_{CHG} = (V_{ICTL} / V_{REFIN}) \times (0.75 / R_{S2})$$










ENCHG_2P	PRE_CHG	ENCHG	Charge Mode
0	1	1	Pre-charge
1	0	1	3S2P-Fast charge
0	0	1	3S3P-Fast charge
0	0	0	STOP CHARGE









$$I_{in} = (V_{cls} / V_{ref}) \times (0.075 / R_{S1})$$










M31-3904078-W03



BAT-CR2032



BIOS\_LABEL



SCREW\_M4.5X2X3 mm




SCREW\_M4.5X2X3 mm



SCREW\_M4.5X2X3 mm



SCREW\_M4.5X2X3 mm



PCI EXPRESS 職 : E23-1016010-T01



PCB\_NB16321.1.1.BL P30-1632111-D05




NEW CARD\_MYLAR



X\_TOP SIZE Y4\_MYLAR



TOP SIZE LINE OUT\_MYLAR



CRT SHIELDING E2M-6323111-Y28



SCREW\_4.75X4.9 mm



SCREW\_4.75X4.9 mm



MDC BACK\_MYLAR



CARDREADER\_MYLAR











MICRO-STAR INT'L CO.,LTD










MS-163B1

Size C	Document Description Manual Part	Rev 0A
Date: Monday, April 23, 2007		Sheet 40 of 40





<b>MICRO-STAR INT'L CO.,LTD</b>		
<b>MS-163B1</b>		
Size Custom	Document Description <b>Launch Board for MS16321</b>	Rev 0A
Date: Monday, April 23, 2007	Sheet 41 of 40	



<b>MICRO-STAR INT'L CO.,LTD</b>		
<b>MS-163B1</b>		
Size Custom	Document Description <b>Touch Pad Board</b>	Rev 0A
Date: Monday, April 23, 2007	Sheet 42 of 40	

[www.s-manuals.com](http://www.s-manuals.com)